## Features

- Driver Stages
- Four DMOS 150 mA Low-side Relay Drivers with Current Limitation
- One Gate Driver for External N-channel FET with Charge Pump and Bootstrap
- Two Universal Outputs (10 mA High Side and 60 mA Low Side)
- One 20 mA Warning Lamp Driver
- Power Supplies
- 5V/150 mA Linear Regulator
- 5V/30 mA Linear Regulator (also Active in Standby Mode)
- Internal Power Supply

- Switchable System Supply Voltage Output
- Monitoring and Protection
- 12V Monitoring
- Watchdog with Reset
- Two Comparators for Current Measurement
- Adjustable Undervoltage Warning Level
- Overtemperature Protection with Hysteresis
- Two 5V Comparators
- Wide Supply Voltage Range from 5.8 V up to 26 V
- 8-bit SPI Interface
- Low Current Consumption in Standby Mode $80 \mu \mathrm{~A}$
- TTL and CMOS Compatible Inputs
- 2 kV ESD Protection
- Transient Protection According to ISO/TR 7637-1 Level 4 (Except Load Dump)


## Applications

As an Automotive Failsafe System IC, the ATA6814 is ideal for driver and monitoring functions in ambitious solutions with increased safety requests such as parking brakes, power steering, and other applications with DC motor control.

## Automotive

 Failsafe System IC
## 1. Description

The ATA6814 is a monolithically-integrated multi-functional IC designed in Atmel's state-of-the-art $0.8 \mu \mathrm{~m}$ BCDMOS technology. With its built-in driver stages, voltage supplies and monitoring functions, it is an ideal cost saving failsafe system IC.

The communication with an external microcontroller is provided by an 8 -bit SPI interface.
Four protected and current limited driver stages are available to control relays and additionally there is a gate driver including charge pump and bootstrap to control an external FET.

Three LEDs for status information can be controlled via three separate outputs: The high-side driver at pin OUTP has monitoring functions for overcurrent and current threshold. The low-side drivers at the pins WLN and OUTN also have monitoring functions for overcurrent, current threshold, and voltage monitoring.

Two internal bandgap references control and monitor two independent 5V supply voltages. In standby mode the internal IC-supply is provided by one of them; the other one is switched off, in order to reduce the power consumption to a minimum. All internal blocks are supplied by a specific internal voltage regulator.

The system supply voltage and all internally-generated voltages are monitored and in case of over or undervoltage all drivers are switched off. Via the SPI the system supply voltage can be switched to provide power for external components.

The car battery voltage (KL 30) is monitored by an adjustable monitoring function.
An oscillator with an external RC circuitry and a fully-integrated auxiliary oscillator which can be set via the pin RREF are the clock references for the watchdog and all other time constants. Both oscillators monitor each other.

The independent watchdog circuitry monitors the microcontroller's correct operation.
Two differential amplifiers support the use of external A/D converters for current measurement.
Two comparators are provided to monitor the 5 V supply of external devices like sensors.

Figure 1-1. Block Diagram


Figure 1-2. Application Circuit


## 2．Pin Configuration

Figure 2－1．$\quad$ Pinning QFN48

|  |  |  |
| :---: | :---: | :---: |
| ローロローロロロロローロロロロローロ |  |  |
| C21 25 | 25 12 | P CLK |
| OUTN $¢ 26$ | 26 － 11 | 3 CSN |
| C11 27 | 27 10 | $\square$ RCOS |
| RD4 28 | 28 － 9 | E5 |
| RD3［ 29 | 29 － 8 | EK15 |
| GNDP 30 | 30 ATA6814 7 | UVm |
| RD2 31 | 31 ATA6814 6 | TEST |
| RD1 32 | 32 － 5 | ］UVR |
| V12S 33 |  | 1 GNDA |
| V12 34 | 34 | $\square$ RREF |
| OUTP 35 | 35 2 | $\checkmark$ RESN |
| WLN 36 |  | $\square$ RSTN |
| 373839404142434445464748 |  |  |
| 皆 |  |  |
|  |  |  |

Table 2－1．Pin Description

| Pin | Symbol | Function |
| :---: | :---: | :--- |
| 1 | RSTN | Reset input |
| 2 | RESN | Reset output |
| 3 | RREF | Reference resistor |
| 4 | GNDA | Analog ground |
| 5 | UVR | Undervoltage reference input |
| 6 | TEST | Test |
| 7 | UVM | Undervoltage measurement input |
| 8 | EK15 | Enable（K15 based） |
| 9 | E5 | Enable（5V based） |
| 10 | RCOS | Resistor－capacitor oscillator |
| 11 | CSN | Chip－select input |
| 12 | CLK | Clock input |
| 13 | DI | Data input |
| 14 | DO | Data output |
| 15 | VRE | External voltage regulator output |
| 16 | C1O | Comparator 1 output |
| 17 | GNDL | Logic ground |
| 18 | C2O | Comparator 2 output |
| 19 | B1CO | Bridge 1 current output |
| 20 | B1CI | Bridge 1 current input |
| 21 | B1CG | Bridge 1 current ground |
|  |  |  |

Table 2-1. $\quad$ Pin Description (Continued)

| Pin | Symbol | Function |
| :--- | :---: | :--- |
| 22 | B2CO | Bridge 2 current output |
| 23 | B2CI | Bridge 2 current input |
| 24 | B2CG | Bridge 2 current ground |
| 25 | C2I | Comparator 2 input |
| 26 | OUTN | Low-side driver output |
| 27 | C1I | Comparator 1 input |
| 28 | RD4 | Relay driver 4 output |
| 29 | RD3 | Relay driver 3 output |
| 30 | GNDP | Power ground |
| 31 | RD2 | Relay driver 2 output |
| 32 | RD1 | Relay driver 1 output |
| 33 | V12S | 12V switch |
| 34 | V12 | 12V supply voltage |
| 35 | OUTP | High-side driver output |
| 36 | WLN | Warning lamp output |
| 37 | TCFET | Test current FET |
| 38 | BSC | Bootstrap capacitor |
| 39 | VI | Internal 5V supply |
| 40 | V5 | $5 V$ supply |
| 41 | B5 | Base 5V supply |
| 42 | V5A | Auxiliary 5V supply |
| 43 | B5A | Base auxiliary 5V supply |
| 44 | ERD | Enable relay driver input |
| 45 | WLP | Warning lamp polarity input |
| 46 | WDT | Watchdog trigger input |
| 47 | UVW | Undervoltage warning output |
| 48 | RESAN | Auxiliary reset output |
|  |  |  |

## 3. Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

| Parameters | Condition | Symbol | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage |  | V12 | -0.3 | +26 | V |
| Supply voltage | t < 500 ms | V12 | -0.3 | +45 | V |
| Voltage at pins CLK, DI, E5, ERD, WDT, WLP, CSN, RSTN, VRE, DO, C1O, C2O, RESN, RESAN, UVR, UVW, RREF, VI, TEST, B1CI, B1CG, B1CO, B2CI, B2CG, B2CO, RCOS | V()$\leq \mathrm{V} 5+0.3 \mathrm{~V}$ | V () | -0.3 | +5.5 | V |
| Current in pins CLK, DI, E5, ERD, WDT, WLP, CSN, RSTN, VRE, DO, C1O, C2O, RESN, RESAN, UVR, UVW, RREF, VI, TEST, B1CI, B1CG, B1CO, B2CI, B2CG, B2CO, RCOS |  | 1() | -10 | +10 | mA |
| Voltage at RD1, RD2, RD3, RD4, WLN, OUTN, OUTP, EK15, BSC, TCFET, UVM |  | V () | -0.3 | +45 | V |
| Current in RD1, RD2, RD3, RD4, WLN, OUTN |  | 1() | -150 | +150 | mA |
| Current in OUTP |  | 1() | -10 | +10 | mA |
| Voltage at V5, V5A |  | V () | -0.3 | +5.5 | V |
| Current in V5 |  | 1() | -150 | +10 | mA |
| Current in V5A |  | I() | -50 | +10 | mA |
| Voltage at V12S |  | V () | -0.3 | +45 | V |
| Current in V12S |  | I() | -60 | +10 | mA |
| ESD protection at all pins | MIL-STD-883, Method 3015, HBM 100 pF discharged through $1.5 \mathrm{k} \Omega$ | Vd() |  | 2 | kV |
| Junction temperature | Operation | $\mathrm{T}_{\mathrm{j}, \mathrm{op}}$ | -40 | +150 | ${ }^{\circ} \mathrm{C}$ |
|  | Peak | $\mathrm{T}_{\mathrm{j}, \mathrm{peak}}$ | -40 | +165 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature |  | $\mathrm{T}_{\text {s }}$ | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |

## 4. Thermal Resistance

| Parameters | Condition | Symbol | Min. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Operating ambient temperature range |  | $\mathrm{T}_{\mathrm{amb}}$ | -40 | +105 | ${ }^{\circ} \mathrm{C}$ |
| Thermal resistance, chip to case |  | $\mathrm{R}_{\mathrm{thJc}}$ |  | 10 | $\mathrm{~K} / \mathrm{W}$ |
| Soldering temperature | $\mathrm{T}_{\mathrm{ms}}$ |  | 260 | ${ }^{\circ} \mathrm{C}$ |  |

## 5. Electrical Characteristics

Operating conditions: V12 $=6.5 \mathrm{~V}$ to $26 \mathrm{~V}, \mathrm{~V} 5=5 \mathrm{~V} \pm 3 \%$, RREF $=10 \mathrm{k} \Omega \pm 2 \%, \mathrm{~T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, unless otherwise specified.

| No. | Parameters | Test Conditions | Pin | Symbol | Min. | Typ. | Max. | Unit | Type* |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Total Device |  |  |  |  |  |  |  |  |
| 1.1 | Permissible supply voltage | All functions Reduced operation mode ${ }^{(1)}$ |  | V12 | $\begin{aligned} & 6.5 \\ & 5.8 \end{aligned}$ |  | $\begin{aligned} & 26 \\ & 6.5 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ | A |
| 1.2 | Supply current |  | V12 | I(V12) |  |  | 10 | mA | A |
| 1.3 | Supply current | $\begin{aligned} & \text { Standby, V12 = 14V, } \\ & \mathrm{I}(\mathrm{~V} 5 \mathrm{~A})=-10 \mu \mathrm{~A} \end{aligned}$ | V12 | I(V12) |  |  | 80 | $\mu \mathrm{A}$ | A |
| 1.4 | Leakage current low | V()$=0 \mathrm{~V}$ to $\mathrm{V} 12, \mathrm{~V} 12=14 \mathrm{~V}$ | WLN, OUTN, RD1 to RD4 | llk()lo,stb | -1 |  | +1 | $\mu \mathrm{A}$ | A |
| 1.5 | Leakage current high | $\begin{aligned} & V()=0 V \text { to } V 12, V 12=14 V \\ & V(B S C)=14 V \end{aligned}$ | OUTP, V12S, BSC | llk()hi,stb | -1 |  | +1 | $\mu \mathrm{A}$ | A |
| 1.6 | Supply current | All V5 based I/O pins open | V5 | I(V5) |  |  | 0.5 | mA | A |
| 1.7 | Supply current | RESAN open | V5A | I(V5A) |  |  | 50 | $\mu \mathrm{A}$ | A |
| 1.8 | Pull-up current to V5 | V()$=0.7 \times \mathrm{V} 5$ | CSN | Ipu() | -100 |  | -10 | $\mu \mathrm{A}$ | A |
| 1.9 | Pull-up current to VI | V()$=0.7 \times \mathrm{VI}$ | RSTN | Ipu() | -100 |  | -10 | $\mu \mathrm{A}$ | A |
| 1.10 | Pull-up current to V5 | $\mathrm{V}(\mathrm{)}=0 \mathrm{~V}$ | CSN | Ipu() | -200 |  | -20 | $\mu \mathrm{A}$ | A |
| 1.11 | Pull-up current to VI | $V()=0 V$ | RSTN | Ipu() | -200 |  | -20 | $\mu \mathrm{A}$ | A |
| 1.12 | Pull-down current | V()$=0.2 \times \mathrm{V} 5$ | CLK, DI, E5, ERD, WDT | lpd() | 10 |  | 100 | $\mu \mathrm{A}$ | A |
| 1.13 | Pull-down current | V()$=0.2 \times \mathrm{VI}$ | WLP | Ipd() | 10 |  | 100 | $\mu \mathrm{A}$ | A |
| 1.14 | Pull-down current | V()$=\mathrm{V} 5$ | CLK, DI, E5, ERD, WDT | lpd() | 20 |  | 200 | $\mu \mathrm{A}$ | A |
| 1.15 | Pull-down current | V()$=\mathrm{VI}$ | WLP | lpd() | 20 |  | 200 | $\mu \mathrm{A}$ | A |
| 1.16 | Pull-up voltage to V5 | $\begin{aligned} & \mathrm{Vpu}()=\mathrm{V}()-\mathrm{V} 5, \\ & \mathrm{I}()=-10 \mu \mathrm{~A} \end{aligned}$ | CSN | Vpu() | -0.6 |  |  | V | A |
| 1.17 | Pull-up voltage to VI | $\begin{aligned} & \mathrm{Vpu}()=\mathrm{V}()-\mathrm{VI}, \\ & \mathrm{I}()=-10 \mu \mathrm{~A} \end{aligned}$ | RSTN | Vpu() | -0.6 |  |  | V | A |
| 1.18 | Pull-down voltage | l()$=10 \mu \mathrm{~A}$ | $\begin{gathered} \text { CLK, DI, E5, } \\ \text { ERD, WDT, WLP } \end{gathered}$ | Vpd() |  |  | 0.6 | V | A |
| 1.19 | Input threshold voltage high |  | CLK, CSN, DI, E5, ERD, RSTN, WDT, WLP | Vt()hi |  |  | 2 | V | A |
| 1.20 | Input threshold voltage low |  | CLK, CSN, DI, E5, ERD, RSTN, WDT, WLP | Vt()Io | 0.85 |  |  | V | A |
| 1.21 | Input hysteresis voltage | Vt() $\mathrm{hys}=\mathrm{Vt}() \mathrm{hi}-\mathrm{Vt}() \mathrm{lo}$ | CLK, CSN, DI, E5, ERD, RSTN, WDT, WLP | Vt()hys | 0.2 |  | 1 | V | A |
| 1.22 | Saturation voltage low | l()$=0.1 \mathrm{~mA}$, outputs low | C1O, C2O, VRE, DO, RESAN, RESN, UVW | Vs() lo |  |  | 0.2 | V | A |

*) Type means: $A=100 \%$ tested, $B=100 \%$ correlation tested, $C=$ Characterized on samples, $D=$ Design parameter
Note: 1. Reduced operation mode means either

- $\mathrm{R}_{\mathrm{DSON}}$ of drivers could be higher than specified or
- Voltage at pin TCFET could be beyond specified limits


## 5. Electrical Characteristics (Continued)

Operating conditions: V12 $=6.5 \mathrm{~V}$ to 26 V , $\mathrm{V} 5=5 \mathrm{~V} \pm 3 \%$, RREF $=10 \mathrm{k} \Omega \pm 2 \%, \mathrm{~T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, unless otherwise specified.

| No. | Parameters | Test Conditions | Pin | Symbol | Min. | Typ. | Max. | Unit | Type* |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1.23 | Saturation voltage low | l()$=1.6 \mathrm{~mA}$, outputs low | C1O, C2O, VRE, DO, RESAN, RESN, UVW | Vs()lo |  |  | 0.4 | V | A |
| 1.24 | Saturation voltage high | $\begin{aligned} & \mathrm{Vs}()=\mathrm{V} 5-\mathrm{V}(), \\ & \mathrm{I}()=-0.1 \mathrm{~mA}, \text { outputs high } \end{aligned}$ | C1O, C2O, DO, RESN, UVW | Vs()hi |  |  | 0.5 | V | A |
| 1.25 | Saturation voltage high | $\begin{aligned} & \mathrm{Vs}()=\mathrm{V} 5 \mathrm{~A}-\mathrm{V}(), \\ & \mathrm{l}()=-0.1 \mathrm{~mA}, \text { RESAN high } \end{aligned}$ | RESAN | Vs()hi |  |  | 0.5 | V | A |
| 1.26 | Saturation voltage high | $\begin{aligned} & \mathrm{Vs}()=\mathrm{V} 5-\mathrm{V}(), \\ & \mathrm{I}()=-1.6 \mathrm{~mA}, \text { outputs high } \end{aligned}$ | C1O, C2O, DO, RESN, UVW | Vs()hi |  |  | 1 | V | A |
| 1.27 | Saturation voltage high | $\begin{aligned} & \mathrm{Vs}()=\mathrm{V} 5 \mathrm{~A}-\mathrm{V}(), \\ & \mathrm{I}()=-1.6 \mathrm{~mA}, \mathrm{RESAN} \text { high } \end{aligned}$ | RESAN | Vs()hi |  |  | 1 | V | A |
| 1.28 | Rise time | $C_{\text {load }}=10 \mathrm{pF}$, <br> $V()$ from low $=10 \%$-> <br> high $=90 \%$ V5 | C1O, C2O, DO, RESN, UVW | $\operatorname{tr}()$ |  |  | 200 | ns | B |
| 1.29 | Rise time | $C_{\text {load }}=10 \mathrm{pF}$, <br> $\mathrm{V}($ ) from low $=10 \%$-> <br> high $=90 \%$ V5A | RESAN | $\operatorname{tr}()$ |  |  | 200 | ns | B |
| 1.30 | Fall time | $\begin{aligned} & \mathrm{C}_{\text {load }}=10 \mathrm{pF}, \\ & \mathrm{~V}() \text { from high }=90 \% \text {-> } \\ & \text { low }=10 \% \mathrm{~V} 5 \end{aligned}$ | C1O, C2O, DO, RESN, UVW | $t f()$ |  |  | 200 | ns | B |
| 1.31 | Fall time | $C_{\text {load }}=10 \mathrm{pF}$, <br> $V()$ from high $=90 \%$-> <br> low $=10 \% \mathrm{~V} 5 \mathrm{~A}$ | RESAN | tf() |  |  | 200 | ns | B |
| 1.32 | Leakage current | $\mathrm{DO}=\mathrm{off}, \mathrm{V}()=0 \mathrm{~V}$ to V 5 | DO | I()Ik | -10 |  | +10 | $\mu \mathrm{A}$ | A |
| 1.33 | Short circuit current low | $\mathrm{V}(\mathrm{)}=\mathrm{V} 5$, pins $=$ low | C1O, C2O, DO, RESN, UVW | Isc()lo | 8 |  | 40 | mA | A |
| 1.34 | Short circuit current low | V()$=\mathrm{V} 5 \mathrm{~A}, \mathrm{RESAN}=$ low | RESAN | Isc()lo | 8 |  | 40 | mA | A |
| 1.35 | Short circuit current high | V()$=0 \mathrm{~V}$, pins $=$ high | C1O, C2O, VRE, DO, RESAN, RESN, UVW | Isc()hi | -30 |  | -8 | mA | A |
| 1.36 | Saturation voltage high | $\begin{aligned} & \mathrm{Vs}()=\mathrm{VI}-\mathrm{V}(), \\ & \mathrm{I}()=-0.1 \mathrm{~mA}, \mathrm{VRE} \text { high } \end{aligned}$ | VRE | Vs()hi |  |  | 0.5 | V | A |
| 1.37 | Saturation voltage high | $\begin{aligned} & \mathrm{Vs}()=\mathrm{VI}-\mathrm{V}(), \\ & \mathrm{I}()=-1.6 \mathrm{~mA}, \text { VRE high } \end{aligned}$ | VRE | Vs()hi |  |  | 1 | V | A |
| 1.38 | Short circuit current low | V()$=\mathrm{VI}, \mathrm{VRE}=\mathrm{low}$ | VRE | Isc()lo | 8 |  | 40 | mA | A |
| 1.39 | Rise time | $\begin{aligned} & \mathrm{C}_{\text {load }}=10 \mathrm{pF}, \\ & \mathrm{~V}() \text { from low }=10 \%-> \\ & \text { high }=90 \% \mathrm{VI} \end{aligned}$ | VRE | $\operatorname{tr}()$ |  |  | 200 | ns | B |
| 1.40 | Fall time | $\begin{aligned} & \mathrm{C}_{\text {load }}=10 \mathrm{pF}, \\ & \mathrm{~V}() \text { from high }=90 \% \text {-> } \\ & \text { low }=10 \% \mathrm{VI} \end{aligned}$ | VRE | tf() |  |  | 200 | ns | B |

${ }^{*}$ ) Type means: $A=100 \%$ tested, $B=100 \%$ correlation tested, $C=$ Characterized on samples, $D=$ Design parameter
Note: 1. Reduced operation mode means either

- R $\mathrm{R}_{\text {DSON }}$ of drivers could be higher than specified or
- Voltage at pin TCFET could be beyond specified limits


## 5. Electrical Characteristics (Continued)

Operating conditions: V12 $=6.5 \mathrm{~V}$ to 26 V , $\mathrm{V} 5=5 \mathrm{~V} \pm 3 \%$, RREF $=10 \mathrm{k} \Omega \pm 2 \%, \mathrm{~T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, unless otherwise specified.

| No. | Parameters | Test Conditions | Pin | Symbol | Min. | Typ. | Max. | Unit | Type* |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 | Bandgap, Bias |  |  |  |  |  |  |  |  |
| 2.1 | Voltage at RREF | RREF $=10 \mathrm{k} \Omega \pm 2 \%$ | RREF | V(RREF) | 1.18 | 1.23 | 1.28 | V | A |
| 3 | Temperature Monitoring |  |  |  |  |  |  |  |  |
| 3.1 | Thermal shutdown temperature | Overcurrent in WLN, OUTN or OUTP for $\mathrm{t} \boldsymbol{>} 200 \mu \mathrm{~s}$ |  | T1 ${ }_{\text {off }}$ | 120 |  | 145 | ${ }^{\circ} \mathrm{C}$ | A |
| 3.2 | Thermal re-entry temperature | Overcurrent in WLN, OUTN or OUTP for $\mathrm{t} \boldsymbol{2} 200 \mathrm{~s}$ |  | T1 ${ }_{\text {on }}$ | 105 |  | 135 | ${ }^{\circ} \mathrm{C}$ | A |
| 3.3 | Thermal hysteresis 1 | $\mathrm{T} 1_{\text {hys }}=\mathrm{T} 1_{\text {off }}-\mathrm{T} 1_{\text {on }}$ |  | $\mathrm{T} 1_{\text {hys }}$ | 5 |  | 20 | ${ }^{\circ} \mathrm{C}$ | A |
| 3.4 | Thermal shutdown temperature |  |  | T2 ${ }_{\text {off }}$ | 140 |  | 165 | ${ }^{\circ} \mathrm{C}$ | A |
| 3.5 | Thermal re-entry temperature |  |  | T2 ${ }_{\text {on }}$ | 125 |  | 155 | ${ }^{\circ} \mathrm{C}$ | A |
| 3.6 | Thermal hysteresis 2 | $\mathrm{T} 2_{\text {hys }}=\mathrm{T} 2_{\text {off }}-\mathrm{T} 2_{\text {on }}$ |  | T2 ${ }_{\text {hys }}$ | 5 | 12 | 20 | ${ }^{\circ} \mathrm{C}$ | A |
| 4 | Enable/Standby |  |  |  |  |  |  |  |  |
| 4.1 | Input resistor |  | EK15 | RiEK15 | 60 | 100 | 150 | k $\Omega$ | A |
| 4.2 | Upper enable threshold |  | EK15 | VEK15 on |  |  | 2.5 | V | A |
| 4.3 | Lower enable threshold |  | EK15 | VEK15 ${ }_{\text {off }}$ | 1.5 |  |  | V | A |
| 4.4 | Enable hysteresis |  | EK15 | VEK15 hys | 200 |  | 600 | mV | A |
| 4.5 | Enable time based on watchdog oscillator period |  | EK15 | te(EK15) | 1 |  | 6 |  | A |
| 5 | V12 Voltage Monitoring |  |  |  |  |  |  |  |  |
| 5.1 | Lower undervoltage threshold |  | V12 | VtU Io | 4.8 |  |  | V | A |
| 5.2 | Upper undervoltage threshold |  | V12 | VtU ${ }_{\text {hi }}$ |  |  | 5.8 | V | A |
| 5.3 | Undervoltage hysteresis | $\mathrm{VtU} \mathrm{U}_{\text {hys }}=\mathrm{VtU} \mathrm{U}_{\text {hi }}-\mathrm{VtU} \mathrm{U}_{\text {lo }}$ | V12 | VtU hys | 200 |  | 600 | mV | A |
| 5.4 | Lower overvoltage threshold |  | V12 | $\mathrm{VtO}_{10}$ | 26 |  |  | V | A |
| 5.5 | Upper overvoltage threshold |  | V12 | $\mathrm{VtO}_{\mathrm{hi}}$ |  |  | 32 | V | A |
| 5.6 | Overvoltage hysteresis | $\mathrm{VtO}_{\text {hys }}=\mathrm{VtO}_{\text {hi }}-\mathrm{VtO}_{\text {lo }}$ | V12 | $\mathrm{VtO}_{\text {hys }}$ | 0.5 |  | 1.8 | V | A |
| 5.7 | Under/overvoltage filter time |  | V12 | tfi | 50 |  | 100 | $\mu \mathrm{s}$ | A |

*) Type means: $A=100 \%$ tested, $B=100 \%$ correlation tested, $C=$ Characterized on samples, $D=$ Design parameter
Note: 1. Reduced operation mode means either

- $\mathrm{R}_{\text {DSon }}$ of drivers could be higher than specified or
- Voltage at pin TCFET could be beyond specified limits


## 5. Electrical Characteristics (Continued)

Operating conditions: V12 $=6.5 \mathrm{~V}$ to 26 V , $\mathrm{V} 5=5 \mathrm{~V} \pm 3 \%$, RREF $=10 \mathrm{k} \Omega \pm 2 \%, \mathrm{~T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, unless otherwise specified.

| No. | Parameters | Test Conditions | Pin | Symbol | Min. | Typ. | Max. | Unit | Type* |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | Linear Regulator |  |  |  |  |  |  |  |  |
| 6.1 | Output voltage | $\begin{aligned} & \mathrm{I}(\mathrm{~V} 5)=-150 \mathrm{~mA} \text { to } 0 \mathrm{~mA}, \\ & \mathrm{~B}(\mathrm{NPN})>120 \mathrm{~mA}, \\ & \mathrm{Uce}, \text { sat }(\mathrm{NPN})<0.8 \mathrm{~V}, \\ & \mathrm{f}_{\mathrm{T}}>100 \mathrm{MHz} \\ & \mathrm{U}_{\mathrm{be}}(\mathrm{NPN})<0.8 \mathrm{~V} \text { at }-40^{\circ} \mathrm{C}, \\ & \mathrm{U}_{\mathrm{be}}(\mathrm{NPN})<0.7 \mathrm{~V} \text { at } 27^{\circ} \mathrm{C}, \\ & \mathrm{U}_{\mathrm{be}}(\mathrm{NPN})<0.6 \mathrm{~V} \text { at } 105^{\circ} \mathrm{C} \end{aligned}$ | V5 | V5 | 4.85 | 5 | 5.15 | V | A |
| 6.2 | Line regulation | $\mathrm{V} 12=8 \mathrm{~V}$ to 18 V , $\mathrm{I}(\mathrm{~V} 5)=-150 \mathrm{~mA}$ | V5 | V5 ${ }_{\text {lir }}$ | -10 |  | +10 | mV | A |
| 6.3 | Load regulation | $\begin{aligned} & \mathrm{V} 12=14 \mathrm{~V}, \\ & \mathrm{I}(\mathrm{~V} 5)=-50 \mathrm{~mA} \text { to }-150 \mathrm{~mA} \end{aligned}$ | V5 | V5 ${ }_{\text {Ior }}$ | -20 |  | +20 | mV | A |
| 6.4 | Allowed capacitor |  | V5 | CV5 | 7 |  | 22 | $\mu \mathrm{F}$ | C |
| 6.5 | Allowed capacitor |  | V5 | ESR,CV5 | 0.5 |  | 10 | $\Omega$ | C |
| 6.6 | Lower threshold undervoltage | RESN = low | V5 | VtU(V5)low | 4.5 |  |  | V | A |
| 6.7 | Upper threshold undervoltage | RESN = high | V5 | $\begin{gathered} \text { VtU(V5)hig } \\ h \end{gathered}$ |  |  | 4.8 | V | A |
| 6.8 | Lower threshold overvoltage | RESN = high | V5 | $\mathrm{VtO}(\mathrm{V} 5) \mathrm{low}$ | 5.2 |  |  | V | A |
| 6.9 | Upper threshold overvoltage | RESN = low | V5 | VtO(V5)hig h |  |  | 5.5 | V | A |
| 6.10 | Hysteresis Under/overvoltage |  | V5 | Vt(V5)hys | 50 |  | 200 | mV | A |
| 6.11 | Under/overvoltage filter time |  | V5 | tfi(V5) | 8 |  | 30 | $\mu \mathrm{s}$ | A |
| 6.12 | Short circuit current | $V(B 5)=0 \mathrm{~V}$ | B5 | Isc(B5) | 1.5 |  | 8 | mA | A |
| 6.13 | Pull-down resistor | $V(B 5)=1 \mathrm{~V}$ | B5 | Rpd(B5) | 50 |  | 250 | $\mathrm{k} \Omega$ | A |
| 6.14 | Pull-down current | $\mathrm{V}(\mathrm{B} 5)=6 \mathrm{~V}$ | B5 | Ipd(B5) | 10 |  | 50 | $\mu \mathrm{A}$ | A |
| 6.15 | Saturation voltage high | $\begin{aligned} & \mathrm{Vs}(\mathrm{~B} 5)=\mathrm{V} 12-\mathrm{V}(\mathrm{~B} 5), \\ & \mathrm{V} 12=5.8 \mathrm{~V} \text { to } 6.5 \mathrm{~V}, \\ & \mathrm{I}(\mathrm{~B} 5)=-1.25 \mathrm{~mA} \\ & \mathrm{~T}_{\mathrm{j}}=-40^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{j}}=27^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{j}}=105^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ | B5 | Vs (B5) high |  |  | $\begin{aligned} & 0.15 \\ & 0.25 \\ & 0.35 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ | A |

${ }^{*}$ ) Type means: $A=100 \%$ tested, $B=100 \%$ correlation tested, $C=$ Characterized on samples, $D=$ Design parameter
Note: 1. Reduced operation mode means either

- $\mathrm{R}_{\text {Dson }}$ of drivers could be higher than specified or
- Voltage at pin TCFET could be beyond specified limits


## 5. Electrical Characteristics (Continued)

Operating conditions: V12 $=6.5 \mathrm{~V}$ to $26 \mathrm{~V}, \mathrm{~V} 5=5 \mathrm{~V} \pm 3 \%$, RREF $=10 \mathrm{k} \Omega \pm 2 \%, \mathrm{~T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, unless otherwise specified.

| No. | Parameters | Test Conditions | Pin | Symbol | Min. | Typ. | Max. | Unit | Type* |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | V5A Auxiliary Linear Regulator |  |  |  |  |  |  |  |  |
| 7.1 | Output voltage | $\begin{aligned} & \mathrm{l}(\mathrm{~V} 5 \mathrm{~A})=-30 \mathrm{~mA} \text { to } 0 \mathrm{~mA}, \\ & \mathrm{~B}(\mathrm{NPN})>200, \\ & \mathrm{Uce}, \mathrm{sat}(\mathrm{NPN})<1 \mathrm{~V}, \\ & \mathrm{U}_{\mathrm{be}}(\mathrm{NPN})<0.8 \mathrm{~V} \text { at }-40^{\circ} \mathrm{C}, \\ & \mathrm{U}_{\mathrm{be}}(\mathrm{NPN})<0.7 \mathrm{~V} \text { at } 27^{\circ} \mathrm{C}, \\ & \mathrm{U}_{\mathrm{be}}(\mathrm{NPN})<0.6 \mathrm{~V} \text { at } 105^{\circ} \mathrm{C} \end{aligned}$ | V5A | V5A | 4.65 | 5 | 5.35 | V | A |
| 7.2 | Line regulation | $\mathrm{V} 12=8 \mathrm{~V}$ to 18 V , $\mathrm{I}(\mathrm{V} 5 \mathrm{~A})=-30 \mathrm{~mA}$ | V5A | V5A ${ }_{\text {lir }}$ | -10 |  | +10 | mV | A |
| 7.3 | Load regulation | $\begin{aligned} & \mathrm{V} 12=14 \mathrm{~V}, \\ & \mathrm{l}(\mathrm{~V} 5 \mathrm{~A})=-10 \mathrm{~mA} \text { to }-30 \mathrm{~mA} \end{aligned}$ | V5A | V5A ${ }_{\text {Ior }}$ | -20 |  | +20 | mV | A |
| 7.4 | Minimum capacitor |  | V5A | CV5A | 3.3 |  | 10 | $\mu \mathrm{F}$ | C |
| 7.5 | Minimum capacitor |  | V5A | ESR,V5A | 0.5 |  | 10 | $\Omega$ | C |
| 7.6 | Lower threshold undervoltage | RESAN = low | V5A | VtU(V5A) low | 4 |  |  | V | A |
| 7.7 | Upper threshold undervoltage | RESAN = high | V5A | VtU(V5A) high |  |  | 4.6 | V | A |
| 7.8 | Lower threshold overvoltage | RESAN = high | V5A | $\begin{gathered} \mathrm{VtO}(\mathrm{~V} 5 \mathrm{~A}) \\ \text { low } \end{gathered}$ | 5.4 |  |  | V | A |
| 7.9 | Upper threshold overvoltage | RESAN = low | V5A | $\mathrm{VtO}(\mathrm{V} 5 \mathrm{~A})$ high |  |  | 6 | V | A |
| 7.10 | Hysteresis under/ overvoltage |  | V5A | $\begin{gathered} \mathrm{Vt}(\mathrm{~V} 5 \mathrm{~A}) \\ \text { hys } \end{gathered}$ | 50 |  | 200 | mV | A |
| 7.11 | Under/overvoltage filter time | Not in standby mode | V5A | tfi(V5A) | 8 |  | 30 | $\mu \mathrm{s}$ | A |
| 7.12 | Short circuit current | $V(B 5 A)=0 V$ | B5A | Isc(B5A) | 0.3 |  | 1.5 | mA | A |
| 7.13 | Pull-down resistor | $V(B 5 A)=1 \mathrm{~V}$ | B5A | Rpd(B5A) | 50 |  | 250 | $\mathrm{k} \Omega$ | A |
| 7.14 | Pull-down current | $V(B 5 A)=6 \mathrm{~V}$ | B5A | $\operatorname{lpd}(\mathrm{B} 5 \mathrm{~A})$ | 10 |  | 50 | $\mu \mathrm{A}$ | A |
| 7.15 | Saturation voltage high | $\begin{aligned} & \mathrm{Vs}(\mathrm{~B} 5 \mathrm{~A})=\mathrm{V} 12-\mathrm{V}(\mathrm{~B} 5 \mathrm{~A}), \\ & \mathrm{V} 12=5.8 \mathrm{~V} \text { to } 6.5 \mathrm{~V}, \\ & \mathrm{l}(\mathrm{~B} 5 \mathrm{~A})=-150 \mu \mathrm{~A} \\ & \mathrm{~T}_{\mathrm{j}}=-40^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{j}}=27^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{j}}=105^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ | B5A | $\underset{h i}{\mathrm{Vs}(\mathrm{~B} 5 \mathrm{~A})}$ |  |  | $\begin{aligned} & 0.35 \\ & 0.45 \\ & 0.55 \end{aligned}$ | V V V | A |

${ }^{*}$ ) Type means: $A=100 \%$ tested, $B=100 \%$ correlation tested, $C=$ Characterized on samples, $D=$ Design parameter
Note: 1. Reduced operation mode means either

- R DSON of drivers could be higher than specified or
- Voltage at pin TCFET could be beyond specified limits


## 5. Electrical Characteristics (Continued)

Operating conditions: V12 $=6.5 \mathrm{~V}$ to 26 V , $\mathrm{V} 5=5 \mathrm{~V} \pm 3 \%$, RREF $=10 \mathrm{k} \Omega \pm 2 \%, \mathrm{~T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, unless otherwise specified.

| No. | Parameters | Test Conditions | Pin | Symbol | Min. | Typ. | Max. | Unit | Type* |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 8 | Internal Voltage Supply VI |  |  |  |  |  |  |  |  |
| 8.1 | Output voltage | $\begin{aligned} & \mathrm{C}(\mathrm{VI})=100 \mathrm{nF}, \\ & \mathrm{I}(\mathrm{VI})=-1 \mathrm{~mA} \text { to } 0 \mathrm{~mA} \end{aligned}$ | VI | VI | 4.35 |  | 5.35 | V | A |
| 8.2 | Lower threshold undervoltage | RESN = low | VI | $\mathrm{VtU} \mathrm{I}_{\text {o }}$ | 3 |  |  | V | A |
| 8.3 | Upper threshold undervoltage | RESN = high | VI | VtU ${ }_{\text {hi }}$ |  |  | 4.3 | V | A |
| 8.4 | Lower threshold overvoltage | RESN = high | VI | $\mathrm{VtO}_{10}$ | 5.4 |  |  | V | A |
| 8.5 | Upper threshold overvoltage | RESN = low | VI | $\mathrm{VtO}_{\mathrm{hi}}$ |  |  | 6 | V | A |
| 8.6 | Hysteresis undervoltage |  | VI | VtU hys | 0.4 |  | 1 | V | A |
| 8.7 | Hysteresis overvoltage |  | VI | $\mathrm{VtO}_{\text {hys }}$ | 50 |  | 200 | mV | A |
| 8.8 | Short-circuit current | $\mathrm{VI}=0 \mathrm{~V}$ | VI | Isc() | 20 |  | 150 | mA | A |
| 9 | Current Measurement, $\mathrm{x}=1,2$ |  |  |  |  |  |  |  |  |
| 9.1 | Output voltage low | $1(\mathrm{BxCO})=20 \mu \mathrm{~A}, \mathrm{BxCO}=\mathrm{low}$ | BxCO | Vs()lo | -10 |  | +30 | mV | A |
| 9.2 | Saturation voltage | $\begin{aligned} & \mathrm{I}(\mathrm{BxCO})=-750 \mu \mathrm{~A}, \\ & \mathrm{BxCO}=\text { high, } \\ & \mathrm{Vs}(\mathrm{BxCO}) \mathrm{hi}= \\ & \mathrm{V} 5-\mathrm{V}(\mathrm{BxCO}) \end{aligned}$ | BxCO | Vs()hi |  |  | 100 | mV | A |
| 9.3 | Short-circuit current low | $\mathrm{BxCO}=$ low, $\mathrm{V}(\mathrm{BxCO})=\mathrm{V} 5$ | BxCO | Isc()lo | 0.5 |  | 2 | mA | A |
| 9.4 | Short-circuit current high | $\begin{aligned} & \mathrm{BxCO}=\text { high, } \\ & \mathrm{V}(\mathrm{BxCO})=0 \mathrm{~V} \end{aligned}$ | BxCO | Isc()hi | -25 |  | -2.5 | mA | A |
| 9.5 | Input offset voltage <br> $\mathrm{V}(\mathrm{BxCO})-(\mathrm{V}(\mathrm{BxCl})$ <br> - V(BxCG)) | $\begin{aligned} & \operatorname{Vos}()=\mathrm{V}(\mathrm{BxCl})-\mathrm{V}(\mathrm{BxCG}) \\ & \mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{j}}=27^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{j}}=105^{\circ} \mathrm{C} \end{aligned}$ | BxCO | Vos() | $\begin{gathered} -3.5 \\ -3 \\ -3.5 \end{gathered}$ |  | $\begin{gathered} +3.5 \\ +3 \\ +3.5 \end{gathered}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ | A |
| 9.6 | Leakage current | $\begin{aligned} & \mathrm{V}(\mathrm{BxCl}), \mathrm{V}(\mathrm{BxCG})= \\ & -0.7 \mathrm{~V} \text { to }+0.35 \mathrm{~V} \end{aligned}$ | $\begin{gathered} \mathrm{BxCl} \\ \mathrm{BxCG} \end{gathered}$ | llk() | -1.75 | -1 | -0.25 | $\mu \mathrm{A}$ | A |
| 9.7 | Input voltage range |  | $\begin{gathered} \mathrm{BxCl} \\ \mathrm{BxCO} \end{gathered}$ | Vi() | -0.7 |  | +0.35 | V | A |
| 9.8 | Difference in leakage current | $\mathrm{V}(\mathrm{BxCl}), \mathrm{V}(\mathrm{BxCG})=$ <br> -0.7 V to +0.35 V , dllk(BxCl, BxCG), | $\begin{gathered} \mathrm{B} 1 \mathrm{CI}, \mathrm{~B} 1 \mathrm{CG} \text { and } \\ \text { B2CI, B2CG } \end{gathered}$ | dillk() | -0.25 |  | +0.25 | $\mu \mathrm{A}$ | A |

${ }^{*}$ ) Type means: $A=100 \%$ tested, $B=100 \%$ correlation tested, $C=$ Characterized on samples, $D=$ Design parameter
Note: 1. Reduced operation mode means either

- $\mathrm{R}_{\text {DSON }}$ of drivers could be higher than specified or
- Voltage at pin TCFET could be beyond specified limits


## 5. Electrical Characteristics (Continued)

Operating conditions: V12 $=6.5 \mathrm{~V}$ to $26 \mathrm{~V}, \mathrm{~V} 5=5 \mathrm{~V} \pm 3 \%$, RREF $=10 \mathrm{k} \Omega \pm 2 \%, \mathrm{~T}_{\mathrm{i}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, unless otherwise specified.

| No. | Parameters | Test Conditions | Pin | Symbol | Min. | Typ. | Max. | Unit | Type* |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 10 | Relay Driver RDx, $x=1$ to 4 |  |  |  |  |  |  |  |  |
| 10.1 | Saturation voltage low | $\begin{aligned} & \mathrm{I}(\mathrm{RDx})=150 \mathrm{~mA}, \mathrm{~T}<\mathrm{T}_{\text {off }} \\ & \mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{j}}=27^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{j}}=105^{\circ} \mathrm{C} \end{aligned}$ | RDx | Vs()lo |  |  | $\begin{aligned} & 0.4 \\ & 0.5 \\ & 0.6 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ | A |
| 10.2 | Short circuit current low | $\begin{aligned} & \mathrm{V}(\mathrm{RDx})=2 \mathrm{~V} \text { to } \mathrm{V} 12, \\ & \mathrm{~T}<\mathrm{T}_{\text {off }} \end{aligned}$ | RDx | Isc()lo | 250 | 300 | 400 | mA | A |
| 10.3 | Leakage current | $\mathrm{V}(\mathrm{RDx})=0 \mathrm{~V}$ to 40V, $\mathrm{T}<\mathrm{T}_{\text {off }}$ | RDx | IIk() | -5 |  | +5 | $\mu \mathrm{A}$ | A |
| 10.4 | Free-wheeling voltage | $\begin{aligned} & I(R D x)=10 \mathrm{~mA}, \\ & R D x=\text { high }, \\ & L=0.2 H \end{aligned}$ | RDx | Vf() | 42 |  | 60 | V | A |
| 11 | Watchdog |  |  |  |  |  |  |  |  |
| 11.1 | Upper window time | $\begin{aligned} & \mathrm{ROS}=100 \mathrm{k} \Omega \pm 1 \%, \\ & \mathrm{COS}=1 \mathrm{nF} \pm 5 \% \end{aligned}$ | WDT | Tu(WDT) | 22.2 | 24.6 | 27 | ms | A |
| 11.2 | Lower window time | $\begin{aligned} & \mathrm{ROS}=100 \mathrm{k} \Omega \pm 1 \%, \\ & \mathrm{COS}=1 \mathrm{nF} \pm 5 \% \end{aligned}$ | WDT | TI(WDT) | 16.4 | 18 | 19.8 | ms | A |
| 11.3 | Watchdog timeout | $\begin{aligned} & \mathrm{ROS}=100 \mathrm{k} \Omega \pm 1 \%, \\ & \mathrm{COS}=1 \mathrm{nF} \pm 5 \% \end{aligned}$ | WDT | Tt(WDT) | 59.7 | 64.6 | 71 | ms | A |
| 12 | Warning Lamp WLN |  |  |  |  |  |  |  |  |
| 12.1 | Saturation voltage low | $\begin{aligned} & \mathrm{l}(\mathrm{WLN})=20 \mathrm{~mA}, \\ & \mathrm{WLN}=\text { low } \end{aligned}$ | WLN | Vs()lo |  |  | 0.4 | V | A |
| 12.2 | Short-circuit current low | $\begin{aligned} & \mathrm{V}(\mathrm{WLN})=1 \mathrm{~V} \text { to } \mathrm{V} 12, \\ & \mathrm{WLN}=\text { low } \end{aligned}$ | WLN | Isc()lo | 20 | 30 | 50 | mA | A |
| 12.3 | Threshold current high |  | WLN | Ith()hi |  |  | 12 | mA | A |
| 12.4 | Threshold current low |  | WLN | Ith()lo | 8 |  |  | mA | A |
| 12.5 | Hysteresis threshold current |  | WLN | Ithhys | 0.25 |  | 1.5 | mA | A |
| 12.6 | Threshold voltage detection |  | WLN | Vth() | 2.25 |  | 2.75 | V | A |
| 12.7 | Leakage current | $\mathrm{V}(\mathrm{WLN})=0 \mathrm{~V} \text { to } 40 \mathrm{~V},$ WLN = high | WLN | llk() | -10 |  | +10 | $\mu \mathrm{A}$ | A |
| 12.8 | Overcurrent filter time | $\begin{aligned} & \mathrm{I}(\mathrm{WLN})>\mathrm{Isc}(\mathrm{WLN}) \mathrm{Io}, \\ & \mathrm{~T}>\mathrm{T} 1_{\text {off }} \end{aligned}$ | WLN | tfi() | 100 |  | 200 | $\mu \mathrm{s}$ | A |
| 12.9 | Fall time | $\mathrm{V}(\mathrm{WLN})$ from $\text { high }=90 \% \text {-> low = 10\% V12 }$ | WLN | tf() |  |  | 10 | $\mu \mathrm{s}$ | B |
| 12.10 | Free-wheeling voltage | $\begin{aligned} & \mathrm{l}(\mathrm{WLN})=10 \mathrm{~mA}, \mathrm{WLN}=\text { high }, \\ & \mathrm{L}=10 \mu \mathrm{H} \end{aligned}$ | WLN | Vf() | 42 |  | 60 | V | A |

${ }^{*}$ ) Type means: $A=100 \%$ tested, $B=100 \%$ correlation tested, $C=$ Characterized on samples, $D=$ Design parameter
Note: 1. Reduced operation mode means either

- $\mathrm{R}_{\text {DSON }}$ of drivers could be higher than specified or
- Voltage at pin TCFET could be beyond specified limits


## 5. Electrical Characteristics (Continued)

Operating conditions: V12 $=6.5 \mathrm{~V}$ to 26 V , $\mathrm{V} 5=5 \mathrm{~V} \pm 3 \%$, RREF $=10 \mathrm{k} \Omega \pm 2 \%, \mathrm{~T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, unless otherwise specified.

| No. | Parameters | Test Conditions | Pin | Symbol | Min. | Typ. | Max. | Unit | Type* |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 13 | Reset |  |  |  |  |  |  |  |  |
| 13.1 | Reset pulse duration |  | RESN | t( RESN ) | 5.2 |  | 7.7 | ms | A |
| 13.2 | Reset pulse duration |  | RESAN | t(RESAN) | 0.1 |  | 1 | ms | A |
| 14 | Low-side Driver OUTN |  |  |  |  |  |  |  |  |
| 14.1 | Saturation voltage low | $\begin{aligned} & \text { I(OUTN })=60 \mathrm{~mA}, \\ & \text { OUTN = low, } T<T_{\text {off }} \end{aligned}$ | OUTN | Vs()lo |  |  | 1.2 | V | A |
| 14.2 | Short-circuit current low | $\begin{aligned} & \mathrm{V}(\mathrm{OUTN})=2 \mathrm{~V} \text { to } \mathrm{V} 12, \\ & \text { OUTN = low } \end{aligned}$ | OUTN | Isc()Io | 60 | 90 | 120 | mA | A |
| 14.3 | Threshold current high |  | OUTN | Ith()hi |  |  | 12 | mA | A |
| 14.4 | Threshold current low |  | OUTN | Ith()lo | 8 |  |  | mA | A |
| 14.5 | Hysteresis threshold current |  | OUTN | Ithhys | 0.25 |  | 1.5 | mA | A |
| 14.6 | Threshold voltage detection |  | OUTN | Vth() | 2.25 |  | 2.75 | V | A |
| 14.7 | Leakage current | $\begin{aligned} & \mathrm{V}(\mathrm{OUTN})=0 \mathrm{~V} \text { to } 40 \mathrm{~V}, \\ & \text { OUTN = high } \end{aligned}$ | OUTN | Ilk() | -10 |  | +10 | $\mu \mathrm{A}$ | A |
| 14.8 | Overcurrent filter time | $\begin{aligned} & \mathrm{I}(\mathrm{OUTN})>\text { Isc(OUTN)lo, } \\ & \mathrm{T}>\mathrm{T} 1_{\text {off }} \end{aligned}$ | OUTN | tfi() | 100 |  | 200 | $\mu \mathrm{s}$ | A |
| 14.9 | Fall time | $\begin{aligned} & \text { V(OUTN) from high = 90\% } \\ & ->\text { low }=10 \% \mathrm{~V} 12 \end{aligned}$ | OUTN | tf() |  |  | 10 | $\mu \mathrm{s}$ | B |
| 14.10 | Free wheeling voltage | $\begin{aligned} & \text { I(OUTN })=10 \mathrm{~mA}, \\ & \text { OUTN }=\text { high, } \mathrm{L}=10 \mu \mathrm{H} \end{aligned}$ | OUTN | Vf | 42 |  | 60 | V | A |
| 15 | High-side Driver OUTP |  |  |  |  |  |  |  |  |
| 15.1 | Saturation voltage high | $\begin{aligned} & \mathrm{Vs}(\text { OUTP })=\mathrm{V} 12 \mathrm{~V}(\text { OUTP }), \\ & \mathrm{I}(\mathrm{OUTP})=-10 \mathrm{~mA}, \\ & \text { OUTP = high, } \mathrm{T}<\mathrm{T}_{\text {off }} \end{aligned}$ | OUTP | Vs()hi |  |  | 1 | V | A |
| 15.2 | Short-circuit current | $\mathrm{V}(\mathrm{OUTP})=0 \mathrm{~V}$ to $\mathrm{V} 12-2 \mathrm{~V}$, OUTP = high | OUTP | Isc()hi | -25 | -15 | -10 | mA | A |
| 15.3 | Threshold current high |  | OUTP | Ith()hi | -5 |  |  | mA | A |
| 15.4 | Threshold current low |  | OUTP | Ith()lo |  |  | -2 | mA | A |
| 15.5 | Hysteresis threshold current |  | OUTP | Ithhys | -1 |  | -0.1 | mA | A |
| 15.6 | Leakage current | $\begin{aligned} & \mathrm{V}(\mathrm{OUTP})=0 \mathrm{~V} \text { to } \mathrm{V} 12, \mathrm{OUTP}= \\ & \text { low } \end{aligned}$ | OUTP | Ilk() | -10 |  | +10 | $\mu \mathrm{A}$ | A |
| 15.7 | Overcurrent filter time | $\begin{aligned} & \mathrm{I}(\text { OUTP })>\text { Isc(OUTP)hi, } \\ & \mathrm{T}>\mathrm{T} 1_{\text {off }} \end{aligned}$ | OUTP | tfi() | 100 |  | 200 | $\mu \mathrm{s}$ | A |
| 15.8 | Rise time | V(OUTP) from low =10\% <br> $->$ high $=90 \%$ V12 | OUTP | $\operatorname{tr}()$ |  |  | 10 | $\mu \mathrm{s}$ | B |

*) Type means: $A=100 \%$ tested, $B=100 \%$ correlation tested, $C=$ Characterized on samples, $D=$ Design parameter
Note: 1. Reduced operation mode means either

- R DSON of drivers could be higher than specified or
- Voltage at pin TCFET could be beyond specified limits


## 5. Electrical Characteristics (Continued)

Operating conditions: V12 $=6.5 \mathrm{~V}$ to 26 V , $\mathrm{V} 5=5 \mathrm{~V} \pm 3 \%$, RREF $=10 \mathrm{k} \Omega \pm 2 \%, \mathrm{~T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, unless otherwise specified.

| No. | Parameters | Test Conditions | Pin | Symbol | Min. | Typ. | Max. | Unit | Type* |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 16 | Watchdog Oscillator RCOS |  |  |  |  |  |  |  |  |
| 16.1 | Oscillator frequency | $\begin{aligned} & \mathrm{ROS}=100 \mathrm{k} \Omega \pm 1 \%, \\ & \mathrm{COS}=1 \mathrm{nF} \pm 5 \% \end{aligned}$ | RCOS | $\mathrm{f}_{\text {OSC }}$ | 9 | 10 | 11 | kHz | A |
| 16.2 | Permissible frequency range | No reset, $f-1 /(2 \times \mathrm{ROS} \times \mathrm{COS})$ | RCOS | $\mathrm{f}_{\text {OSC }}$ | 0.9 |  | 55 | kHz | A |
| 16.3 | Permissible resistor | COS $=1 \mathrm{nF}$ | RCOS | ROS | 20 |  | 100 | $\mathrm{k} \Omega$ | A |
| 16.4 | Permissible capacitor | $\mathrm{ROS}=100 \mathrm{k} \Omega$ | RCOS | COS | 1 |  | 10 | nF | A |
| 16.5 | Short-circuit current low | $\mathrm{V}(\mathrm{RCOS})=\mathrm{VI}$ | RCOS | Isc()lo | 1 |  | 4 | mA | A |
| 16.6 | Leakage current | $\mathrm{V}(\mathrm{RCOS})=0 \%$ to $63.2 \% \mathrm{VI}$ | RCOS | IIk() | -5 |  | +5 | $\mu \mathrm{A}$ | A |
| 17 | Main Oscillator |  |  |  |  |  |  |  |  |
| 17.1 | Main oscillator frequency | RREF $=10 \mathrm{k} \Omega \pm 2 \%$ |  | $\mathrm{f}_{\text {mosC }}$ | 82.5 | 100 | 120 | kHz | A |
| 18 | Comparator CxI, $\mathrm{x}=1,2$ |  |  |  |  |  |  |  |  |
| 18.1 | Threshold voltage detection |  | CxI | Vth(CxI) | 1.1 | 1.23 | 1.4 | V | A |
| 18.2 | Leakage current | $\mathrm{V}(\mathrm{CxI})=0 \mathrm{~V}$ to V5 | CxI | llk(CxI) | -10 |  | +10 | $\mu \mathrm{A}$ | A |
| 18.3 | Propagation delay | $\mathrm{dv} / \mathrm{dt}>1 \mathrm{~V} / \mu \mathrm{s}$ | CxI | tpd(Cx) |  |  | 20 | $\mu \mathrm{S}$ | B |
| 19 | TCFET |  |  |  |  |  |  |  |  |
| 19.1 | Output voltage | $\begin{aligned} & \mathrm{Vo}(\mathrm{TCFET})=\mathrm{V}(\text { TCFET })-\mathrm{V} 12, \\ & \mathrm{~V} 12>6.5 \mathrm{~V}, \\ & \mathrm{l}(\mathrm{TCFET})=-20 \mu \mathrm{~A} \text { to } 0 \mu \mathrm{~A} \end{aligned}$ | TCFET | Vo() | 4.5 |  | 10 | V | A |
| 19.2 | Short-circuit current high | $\mathrm{V}(\mathrm{BSC})=0 \mathrm{~V}$ to $\mathrm{V} 12-3 \mathrm{~V}$ | BSC | Isc(BSC)hi | 1 |  | 25 | mA | A |
| 19.3 | Saturation voltage high | $\begin{aligned} & \mathrm{Vd}()=\mathrm{V}(\mathrm{BSC})-\mathrm{V}(\mathrm{TCFET}), \\ & \mathrm{TCFET}=\text { high, } \\ & \mathrm{l}(\mathrm{TCFET})=-20 \mu \mathrm{~A} \end{aligned}$ | BSC | Vs() hi |  |  | 1.5 | V | A |
| 19.4 | Saturation voltage low | $\begin{aligned} & \text { TCFET = low, } \\ & \text { I(TCFET })=50 \mu \mathrm{~A} \end{aligned}$ | TCFET | Vs()Io |  |  | 200 | mV | A |
| 19.5 | Short-circuit current high | $\begin{aligned} & \mathrm{V}(\mathrm{TCFET})=0 \mathrm{~V}, \\ & \text { TCFET = high } \end{aligned}$ | TCFET | Isc()hi | -250 | -50 | -25 | $\mu \mathrm{A}$ | A |
| 19.6 | Short-circuit current low | $\begin{aligned} & \mathrm{V}(\mathrm{TCFET})=2 \mathrm{~V} \text { to } \mathrm{V} 12, \\ & \mathrm{TCFET}=\text { low } \end{aligned}$ | TCFET | Isc()lo | 100 | 150 | 200 | $\mu \mathrm{A}$ | A |
| 19.7 | Leakage current | $\begin{aligned} & \mathrm{V}(\mathrm{BSC})=\mathrm{V} 12 \text { to } 36 \mathrm{~V}, \\ & \mathrm{TCFET}=\text { low } \end{aligned}$ | BSC | llk() | -10 |  | +10 | $\mu \mathrm{A}$ | A |

[^0]*) Type means: $A=100 \%$ tested, $B=100 \%$ correlation tested, $C=$ Characterized on samples, $D=$ Design parameter

## 5. Electrical Characteristics (Continued)

Operating conditions: V12 $=6.5 \mathrm{~V}$ to 26 V , $\mathrm{V} 5=5 \mathrm{~V} \pm 3 \%$, RREF $=10 \mathrm{k} \Omega \pm 2 \%, \mathrm{~T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, unless otherwise specified.

| No. | Parameters | Test Conditions | Pin | Symbol | Min. | Typ. | Max. | Unit | Type* |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 20 | V12S Switch |  |  |  |  |  |  |  |  |
| 20.1 | Saturation voltage high | $\begin{aligned} & \mathrm{Vs}(\mathrm{~V} 12 \mathrm{~S})=\mathrm{V} 12-\mathrm{V}(12 \mathrm{~S}), \\ & \mathrm{V} 12 \mathrm{~S}=\text { high, } \mathrm{T}<\mathrm{T} 2_{\text {off }} \mathrm{l}(\mathrm{~V} 12 \mathrm{~S}) \\ & =-60 \mathrm{~mA} \end{aligned}$ | V12S | Vs()hi | 0.36 |  | 1.2 | V | A |
| 20.2 | Short-circuit current high | $\begin{aligned} & \mathrm{V}(\mathrm{~V} 12 \mathrm{~S})=0 \mathrm{~V} \text { to } \mathrm{V} 12-2 \mathrm{~V}, \\ & \mathrm{~V} 12 \mathrm{~S}=\text { high } \end{aligned}$ | V12S | Isc()hi | -150 | -90 | -60 | mA | A |
| 20.3 | Leakage current | $\begin{aligned} & \mathrm{V}(\mathrm{~V} 12 \mathrm{~S})=0 \mathrm{~V} \text { to } \mathrm{V} 12, \\ & \mathrm{~V} 12 \mathrm{~S}=\text { low } \end{aligned}$ | V12S | llk() | -10 |  | +10 | $\mu \mathrm{A}$ | A |
| 21 | UVM Voltage Monitoring |  |  |  |  |  |  |  |  |
| 21.1 | Input voltage range |  | UVM | Vir(UVR) | $0.3 \times \mathrm{V} 5$ |  | $0.9 \times$ V5 |  | A |
| 21.2 | Threshold on V(K30, UVM) | $\mathrm{R}(\mathrm{K} 30, \mathrm{UVM})=511 \Omega \pm 2 \%$ | UVM | Vt(K30, UVM) | $\begin{aligned} & 2.9 \times \\ & \text { UVR } \end{aligned}$ | $\begin{aligned} & 3.0 \times \\ & \text { UVR } \end{aligned}$ | $3.1 \times$ <br> UVR |  | A |
| 21.3 | Input resistor |  | UVM | Ri(UVM) | 60 | 100 | 150 | $\mathrm{k} \Omega$ | A |
| 21.4 | Undervoltage reference hysteresis based on V(K30, UVM) |  | UVM | $\begin{gathered} \text { Vt(UVR) } \\ \text { hys } \end{gathered}$ | $\begin{gathered} 0.02 \times \\ \text { UVR } \end{gathered}$ |  | $\begin{gathered} 0.06 \times \\ \text { UVR } \end{gathered}$ |  | A |
| 21.5 | Leakage current | $\mathrm{V}(\mathrm{UVR})=0 \mathrm{~V}$ to V 5 | UVR | Ilk(UVR) | -5 |  | +5 | $\mu \mathrm{A}$ | A |
| 21.6 | Leakage current | $\mathrm{V}(\mathrm{UVM})=0 \mathrm{~V}$ to V12, standby | UVM | $\begin{aligned} & \text { IIk(UVM) } \\ & \text { stb } \end{aligned}$ | -5 |  | +5 | $\mu \mathrm{A}$ | A |

${ }^{*}$ ) Type means: $A=100 \%$ tested, $B=100 \%$ correlation tested, $C=$ Characterized on samples, $D=$ Design parameter
Note: 1. Reduced operation mode means either

- R $\mathrm{R}_{\text {DSON }}$ of drivers could be higher than specified or
- Voltage at pin TCFET could be beyond specified limits


## 6. Operating Conditions: SPI Interface

$\mathrm{V} 12=5.8 \mathrm{~V}$ to $26 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}$

| Parameters | Symbol | Min. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Cycle time | $\mathrm{t}_{\text {cycle }}$ | 0.5 | 12.5 | $\mu \mathrm{~s}$ |
| Low cycle time | $\mathrm{t}_{\text {cycle,lo }}$ | 150 |  | ns |
| High cycle time | $\mathrm{t}_{\text {cycle,hi }}$ | 150 |  | ns |
| Setup time: DI stable before CLK high to low | $\mathrm{t}_{\text {setup }}$ | 100 |  | ns |
| Hold time: DI stable after CLK high to low | $\mathrm{t}_{\text {hold }}$ | 100 |  | ns |
| Access time: DO stable after CLK high to low | $\mathrm{t}_{\text {access }}$ | 100 | ns |  |
| Valid time: DO stable before CLK high to low | $\mathrm{t}_{\text {valid }}$ | 100 | ns |  |

## 7. Functional Description

### 7.1 Bandgaps

For voltage monitoring and as references for various voltage regulators, two independent bandgaps are used. The bandgaps for the generation and monitoring of the internal supply (V5 and V 5 A ) are used in cross-over mode.

### 7.2 Bias

The external resistor at RREF defines a current reference for all blocks and determines main oscillator frequency. The current through the external resistor is monitored and in case of malfunction (pin open or short to ground; current is less than 0.25 times or greater than 8 times nominal value), a bias failure is detected (see Table 7-9 on page 25).

### 7.3 Temperature Monitoring

To protect the circuit from extensive temperature in error condition, two temperature levels are implemented to switch off various blocks. At the lower temperature level, the outputs WLN, OUTN or OUTP are switched off after a debounce time, if the corresponding driver is in current limitation.

The Warning Lamp is switched on above the upper temperature level. All other drivers and the linear regulators will switch off. If the temperature level falls below the shutdown temperature (hysteresis), all drivers except TCFET and the relay drivers will go to their previous state.

### 7.4 Enable/Standby

The power consumption of ATA6814 is reduced to a minimum via inputs E5 or EK15 (sleep mode). With the signal TEN via SPI command, the inputs E5 and EK15 can be overwritten and the ATA6814 will stay active (keep-alive function). The status of EK15 can be read via SPI.

Table 7-1. Enable/Standby Table

| E5 | EK15 | TEN (SPI) | ATA6814 |
| :---: | :---: | :---: | :---: |
| High | $x$ | $x$ | Active |
| $x$ | High | $x$ | Active |
| Low | Low | High | Active |
| Low | Low | Low | Standby |

### 7.5 V12 Voltage Monitoring

The system supply is checked for overvoltage and undervoltage at the internal voltage divider. If the voltage exceeds the limits, the drivers are switched off and a reset at RESN and RESAN is generated (see Table 7-9 on page 25).

### 7.6 5V Linear Regulators

The ATA6814 offers two independent 5 V supplies. The main supply (V5) is available only in active mode while the auxiliary 5 V supply (V5A) is active all the time. The ATA6814 activates the basis of external bipolar transistors via pins B5 and B5A. The currents of the regulators V5 $(150 \mathrm{~mA})$ and V5A $(30 \mathrm{~mA})$, defined in the datasheet, can only be achieved if the external transistors fulfil certain requirements in terms of current amplification and transit frequency. Especially for V12 $=5.8 \mathrm{~V}$ a low saturation voltage of B5 and B5A in combination with the forward diode voltage and a low saturation voltage (Uce,sat) of the external bipolar transistors is required. For fast load changes at V5 a high transit frequency is necessary (typically $f_{T}>100 \mathrm{MHz}$ ).

For voltage monitoring and as references for the voltage regulators two independent bandgaps are used. The voltage monitoring functions of V5 and V5A generate a reset pulse at RESN and RESAN if the limits are exceeded (see Table 7-9 on page 25). For internal voltage supply, an additional linear regulator (VI) is implemented.

### 7.7 Current Measurement

The ATA6814 contains two differential amplifiers for current measurement. The input signal of each amplifier is a voltage drop over an external current sense resistor. The amplification, defined by the ratio of external resistors, provides a reasonable signal for the following A/D converter. The output is limited to V5.

### 7.8 Relay Driver

The ATA6814 features four current-limited relay drivers for motor direction control relays. The relays are controlled by an SPI command and the input of the enable relay driver (ERD). Error conditions disable the relays permanently (see Table 7-9 on page 25).

Table 7-2. Relay Status Table

| TRD1 (SPI) | TRD2 (SPI) | ERD | RD1 | RD2 |
| :---: | :---: | :---: | :---: | :---: |
| Low | Low | $x$ | Open drain | Open drain |
| Low | High | High | Open drain | Low |
| High | Low | High | Low | Open drain |
| High | High | High | Open drain | Open drain |
| $x$ | $x$ | Low | Open drain | Open drain |

Table 7-3. Relay Status Table

| TRD3 (SPI) | TRD4 (SPI) | ERD | RD3 | RD4 |
| :---: | :---: | :---: | :---: | :---: |
| Low | Low | $x$ | Open drain | Open drain |
| Low | High | High | Open drain | Low |
| High | Low | High | Low | Open drain |
| High | High | High | Open drain | Open drain |
| $x$ | $x$ | Low | Open drain | Open drain |

Note: The simultaneous activation of the relay drivers RD1 and RD4 or RD2 and RD3 is not possible (see Table 7-2 and Table 7-3). This feature ensures that if ATA6814 is used in DC motor application, the motors can only operate in the same direction.

### 7.9 Watchdog

The open loop watchdog (window comparator) compares each time interval between a falling and a rising edge with a given reference time interval. The lower window time is between $90 \times t_{W D}$ and $91 \times t_{W D}$ and the upper window time is between $122 \times t_{W D}$ and $123 \times t_{W D}$ $\left(t_{W D}=2 / f_{\text {OSC }}\right)$. The watchdog includes an error counter WDC(2:0) which is incremented by one when there are valid trigger events and decremented by three when there are watchdog errors. If the counter reaches a value of zero (state S0: 000), the warning lamp will be switched on. Relay drivers, TCFET-, low- and high-side drivers are disabled. With a counter value greater than or equal to seven (state S7: 111), the watchdog stops affecting the drivers. In the case of a watchdog timeout ( $322 \times t_{W D}$ to $323 \times t_{W D}$ ), the error counter is immediately set to zero. The initial state of the watchdog counter after power-up or if RESN is low is 110 (state S6). The watchdog can be reset by RSTN.

Figure 7-1. State Diagram


### 7.10 Warning Lamp

The ATA6814 features a watchdog-controlled output, WLN, which can be used to switch a warning lamp. Depending on the warning lamp polarity pin (WLP), the warning lamp output is switched either to low level or to open drain, when a Warning lamp request (that is, On in Table $7-9$ on page 25 , column WLN occurs or the corresponding SPI command is transmitted. For the behavior of WLN output refer to Table 7-4. The driver is short-circuit proof and will switch off after a debounce time. An activation of the warning lamp due to Warning lamp request is suppressed for $768 \times \mathrm{t}_{\text {WD }}$ after wake-up to avoid a flickering of the warning lamp during the start-up phase (exception: lower thermal threshold level reached). The driver also has a current sensor and a voltage monitoring which sets SPI flags if the corresponding thresholds are reached.
Warnlamp is open drain during suppression time after wake-up. If the oscillator does not work 4 ms after start up, the internal oscillator watchdog timeout is reached and the warning lamp is switched on.

Table 7-4. Warning Lamp Status Table

| Warnlamp <br> Request | TWLN (SPI) | Overcurrent <br> in WLN <br> Occurred | Thermal <br> Threshold \#1 <br> Reached | Suppression Time <br> After <br> Wake-up/VI Reset | V12 | WLP | WLN |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Yes | x | x | No | $\mathrm{t}<768 \times \mathrm{t}_{\text {wD }}$ | $>4.8 \mathrm{~V}$ | Low | Open drain |
| Yes | x | x | No | $\mathrm{t}>768 \times \mathrm{t}_{\text {wD }}$ | $>4.8 \mathrm{~V}$ | Low | Low |
| Yes | x | No | Yes | $\mathrm{t}<768 \times \mathrm{t}_{\text {wD }}$ | $>4.8 \mathrm{~V}$ | Low | Open drain |
| Yes | x | No | Yes | $\mathrm{t}>768 \times \mathrm{t}_{\text {wD }}$ | $>4.8 \mathrm{~V}$ | Low | Low |
| No | High | x | No | $\mathrm{t}>768 \times \mathrm{t}_{\text {wD }}$ | $>4.8 \mathrm{~V}$ | Low | Low |
| No | Low | x | No | x | $>4.8 \mathrm{~V}$ | Low | Open drain |
| Yes | x | Yes | Yes | x | $>4.8 \mathrm{~V}$ | Low | Open drain |
| Yes | x | x | No | x | $>4.8 \mathrm{~V}$ | High | Open drain |
| Yes | x | No | Yes | x | $>4.8 \mathrm{~V}$ | High | Open drain |
| No | High | x | No | $\mathrm{t}>768 \times \mathrm{t}_{\text {wD }}$ | $>4.8 \mathrm{~V}$ | High | Low |
| No | Low | x | No | x | $>4.8 \mathrm{~V}$ | High | Open drain |
| No | High | Yes | Yes | x | $>4.8 \mathrm{~V}$ | High | Open drain |
| No | High | No | Yes | x | $>4.8 \mathrm{~V}$ | x | Open drain |
| x | x | x | x | x | $<4.8 \mathrm{~V}$ | x | Open drain |

### 7.11 Reset

When V12, VI, V5 or V5A are beyond their corresponding normal operating range or the temperature has reached the upper temperature level, a reset is indicated at the outputs RESN ( $640 \times \mathrm{t}_{\text {mos }} ; \mathrm{t}_{\text {mos }}=1 / \mathrm{f}_{\text {mos }}$ ) and RESAN. Additionally, RESAN can be activated by an SPI command. Via input RSTN, the SPI Interface and the watchdog can be reset by an external signal (see Table 7-9 on page 25).

### 7.12 SPI Interface

The ATA6814 supports an 8 -bit SPI interface to communicate with the microprocessor. The MSB is transmitted first. There are two status registers (address $0 x x x x x 01$ and $0 x x x x x 10$ ) and two control registers (address $1 \times x x x x 01$ and $1 \times x x x x 10$ ).

Table 7-5. Status Register 0xxxxx01 Request by Microprocessor

| Bit | Name | Meaning | Function |
| :---: | :---: | :--- | :--- |
| 7 | C1O | Comparator 1 output | 0: comparator C1I below threshold <br> $1:$ comparator C1I above threshold |
| 6 | EK15S | EK15 status | 0: EK15 below threshold <br> $1:$ EK15 above threshold |
| 5 | WLPS | Warnlamp polarity status | 0: pin WLP $=$ low <br> $1:$ pin WLP $=$ high |
| 4 | OTS | Overtemperature status | 0: normal operation <br> $1:$ overtemperature present or <br> overtemperature detection switched off |
| 3 | WDOK | Watchdog status | 0: watchdog OK <br> $1:$ watchdog failure |
| $2: 0$ | WDC(2:0) | Watchdog counter bit 2:0 | Status of watchdog counter |

Table 7-6. Status Register 0xxxxx10 Request by Microprocessor

| Bit | Name | Meaning | Function |
| :---: | :---: | :--- | :--- |
| 7 | WLNOC | Warnlamp overcurrent | 0: no overcurrent <br> $1:$ overcurrent |
| 6 | ONOC | OUTN overcurrent | 0: no overcurrent <br> $1:$ overcurrent |
| 5 | OPOC | OUTP overcurrent | $0:$ no overcurrent <br> $1:$ overcurrent |
| 4 | WLNCS | Warnlamp current status | $0:$ current below threshold <br> $1:$ current above threshold |
| 3 | ONCS | OUTN current status | $0:$ current below threshold <br> $1:$ current above threshold |
| 2 | OPCS | OUTP current status | $0:$ current below threshold <br> $1:$ current above threshold |
| 1 | WLNVS | Warnlamp voltage status | $0:$ voltage below threshold <br> $1:$ voltage above threshold |
| 0 | ONVS | OUTN voltage status | $0:$ voltage below threshold <br> $1:$ voltage above threshold |

Table 7-7. Control Register 1xxxxx01 Sent by Microprocessor

| Bit | Name | Meaning | Function | Comment |
| :---: | :---: | :---: | :---: | :---: |
| 7 | TWLN | Trigger warning lamp | $\begin{aligned} & \text { 0: WLN = off } \\ & \text { 1: WLN = on } \end{aligned}$ | See Table 7-4 on page 21 and Table 7-9 on page 25 |
| 6 | TOUTN | Trigger OUTN | $\begin{aligned} & \text { 0: OUTN = off } \\ & \text { 1: OUTN = on } \end{aligned}$ | See Table 7-10 and Table 7-11 on page 26 |
| 5 | TOUTP | Trigger OUTP | $\begin{aligned} & \text { 0: OUTP = off } \\ & \text { 1: OUTP = on } \end{aligned}$ | See Table 7-10 and Table 7-11 on page 26 |
| 4 | TEN | Trigger enable (keep alive) | 0: no keep alive <br> 1: keep alive | See Table 7-1 on page 18 |
| 3 | TV12S | Trigger V12 switch | $\begin{aligned} & 0: \text { V12S }=\text { off } \\ & 1: V 12 S=V 12 \end{aligned}$ | Used in Testmode 3 see Table 7-9 on page 25 |
| 2 | TUVR | Trigger undervoltage reference | 0 : if UVM < 3 $\times$ UVR $=>$ UVW = low <br> 0 : if UVM $>3 \times$ UVR $=>$ UVW $=$ high <br> 1: UVW = low |  |
| 1 | - | - | - | No function |
| 0 | OTDE | Overtemperature detection enable | 0 : temperature detection off 1: temperature detection on | Set OTS = high if overtemperature => OTS = high, else low |

Note: Bold: default state after reset by RSTN = low
Table 7-8. Control Register 1xxxxx10 Sent by Microprocessor

| Bit | Name | Meaning | Function | Comment |
| :---: | :---: | :---: | :---: | :---: |
| 7 | TTCFET | Trigger test current FET | $\begin{aligned} & \text { 0: } \text { TCFET = off } \\ & \text { 1: TCFET = on } \end{aligned}$ | See Table 7-9 on page 25 |
| 6 | TRESAN | Trigger RESAN | 0: default <br> 1: RESAN = reset (low) |  |
| 5 | - | - | - | No function |
| 4 | TRD4 | Trigger relay driver 4 | $\begin{aligned} & \text { 0: RD4 = off } \\ & \text { 1: RD4 = on if RD3 = off } \end{aligned}$ | See Table 7-2 on page 19, Table 7-3 on page 19 and Table 7-9 on page 25 |
| 3 | TRD3 | Trigger relay driver 3 | $\begin{aligned} & \text { 0: RD3 = off } \\ & \text { 1: RD3 = on if RD4 = off } \end{aligned}$ |  |
| 2 | TRD2 | Trigger relay driver 2 | $\begin{aligned} & \text { 0: RD2 = off } \\ & \text { 1: RD2 }=\text { on if RD1 = off } \end{aligned}$ |  |
| 1 | TRD1 | Trigger relay driver 1 | $\begin{aligned} & \text { 0: RD1 = off } \\ & \text { 1: RD1 = on if RD2 = off } \end{aligned}$ |  |
| 0 | - | - | - | No function |

For operation of SPI communication see the following timing diagrams (see Figure 7-2 and Figure 7-3 on page 24).

With a low signal at CSN, the ATA6814 will be selected for communication by the microprocessor. With clock pulses at CLK, the address and data transfer will be synchronized. DI is the input for address and data from the microprocessor to ATA6814. The data must be valid th the falling edge of the CLK pin. DO transfers data from ATA6814 to the microprocessor.

The request command structure (to read a status register of ATA6814) consists of a two-byte transmission. The control command structure (to write a control register of ATA6814) consists of a three-byte transmission with eight clock pulses each and a low/high transition at CSN. The first byte is for identification.

All request command ID bytes shall have a " 0 " in their most significant bit. The address is transmitted by the last two bits. In the second byte (which can be a dummy byte ( $0 \times 00$ ) or next command), the status register corresponding to the address of the first byte will be sent by DO. At start-up, the returned value when the first command is sent will be zero (no 'last command' available).

Figure 7-2. $\quad$ Request Command Structure (Read Register)


All control command ID bytes shall have a "1" in their most significant bit. The address is transmitted by the last two bits. The second byte is the data byte which contains the control data for the send command.

With the second low to high transition of CSN the data is stored in ATA6814.
The SPI logic monitors for faulty communication. To check which data is received at ATA6814 in the second and third clock cycle, the address and data are sent back to the microprocessor and tested to verify that the transmission was correct. The first data byte at DO is the response byte of the last command while the third DI byte is the address for the next data. If there is no next command, the address can be set to $0 \times 00$.

Figure 7-3. Control Command Structure (Write Register)


The 8 CLK pulses must be received when CSN is triggered, otherwise the address and/or data will be ignored and zeros will be returned on DO.

The minimum time for receiving during CSN = low is $\mathrm{t} \leq 100 \mu \mathrm{~s}$; otherwise, a timeout expires and the receiving is stopped. Any received data is ignored. Therefore, the minimum clock frequency is 80 kHz for SPI transmission.

### 7.13 External Voltage Regulator VRE

The ATA6814 can control an external voltage regulator with enable input. The VRE output provides the same logic as for the V5 regulator (see Table 7-9). For V5 voltage monitoring, the external generated voltage must be connected to V5.

Table 7-9. $\quad$ Logic Table

| Event | VI | $\begin{gathered} \hline \text { V5 } \\ \text { VRE } \end{gathered}$ | V5A | $\begin{aligned} & \text { SPI } \\ & \text { Info } \end{aligned}$ | WLN | $\begin{gathered} \text { RD1 to } \\ \text { RD4 } \end{gathered}$ | RESN | RESAN | V12S | $\begin{gathered} \text { OUTx } \\ \text { x = N,P } \end{gathered}$ | TCFET |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Standby | Off | Off | On | - | Off | Off | - | No reset | Off | Off | Off |
| V12 undervoltage | On | Off | Off | No | Off | Off | Reset | Reset | Off | Off | Off |
| VI undervoltage | On | Off | On | No | Off | Off | Reset | No reset | Off | Off | Off |
| VI overvoltage | On | Off | On | No | On | Off | Reset | No reset | Off | Off | Off |
| Oscillator/bias failure | On | Off | Off | No | On | Off | Reset | Reset | Off | Off | Off |
| V12 overvoltage | On | Off | Off | No | On | Off | Reset | Reset | Off | Off | Off |
| Upper thermal threshold | On | On | On | Yes | $\mathrm{On}^{(4)}$ | Off | Reset | Reset | Off ${ }^{(5)}$ | Off | Off |
| Reset by RSTN | On | On | On | No | On | Off | No reset | No reset | Off | Off | Off |
| V5 out of range | On | On | On | No | On | Off | Reset | No reset | Off | Off | Off |
| V5A out of range | On | On | On | No | On | Off | No reset | Reset | Off | Off | Off |
| Short circuit WLN (overcurrent) | On | On | On | Yes | Off ${ }^{(1)}$ | On/Off | No reset | No reset | On/Off | On/Off | On/Off |
| Short circuit OUTx (overcurrent) | On | On | On | Yes | Off | On/Off | No reset | No reset | On/Off | On/Off ${ }^{(1)}$ | On/Off |
| Watchdog error | On | On | On | Yes | On | Off | No reset | No reset | On/Off | Off | Off |
| Off mode | - | - | - | - | - | Perm ${ }^{(3)}$ | - | - | Temp ${ }^{(2)}$ | Temp | Perm |

Note: 1. Corresponding driver is switched off if thermal threshold number 1 is reached
2. Temp = temporary state, recovery when event condition is removed, except VI out of over-/undervoltage, thermal threshold number 2 reached or reset by RSTN
3. Perm = permanent state, no recovery when event condition is removed, must be re-engaged by SPI command
4. If no overcurrent in WLN
5. Not testable

### 7.14 Low-/High-side Driver

ATA6814 features two multipurpose outputs, a low-side driver OUTN and a high-side driver OUTP. Both drivers are controlled via SPI and are short-circuit proof (they will switch off after a debounce time if a short circuit is detected). During a short-circuit condition the corresponding SPI flag is set. The drivers are disabled by a watchdog error or during the reset phase. Both drivers also have an current sensor and OUTN has a voltage monitor which sets SPI flags if the corresponding thresholds are reached.

Table 7-10. Logic Table for Low-side Driver

| TOUTN (SPI) | Overcurrent and <br> Thermal Threshold <br> Number 1 Reached | Watchdog | OUTN |
| :---: | :---: | :---: | :---: |
| High | No | OK | Low |
| Low | No | OK | Open drain |
| $x$ | No | Error | Open drain |
| $x$ | Yes | $x$ | Open drain |

Table 7-11. Logic Table for High-side Driver

| TOUTP (SPI) | Overcurrent and <br> Thermal Threshold <br> Number 1 Reached | Watchdog | OUTP |
| :---: | :---: | :---: | :---: |
| High | No | OK | High |
| Low | No | OK | Open drain |
| $x$ | No | Error | Open drain |
| $x$ | Yes | $x$ | Open drain |

### 7.15 Oscillators

The watchdog oscillator provides an internal frequency of $f_{w D}=5 \mathrm{kHz} \pm 10 \%$ given by external components.
$\mathrm{R}_{\mathrm{OS}}=100 \mathrm{k} \Omega \pm 1 \%$ and $\mathrm{C}_{\mathrm{OS}}=1 \mathrm{nF} \pm 5 \%$ for the watchdog. For failsafe reasons, the clock frequency is internally monitored by an oscillator with RREF $=10 \mathrm{k} \Omega$ running at $f_{\mathrm{Osc}}=100 \mathrm{kHz} \pm 20 \%$. This oscillator determines all other time constants. The watchdog oscillator frequency can be adjusted by a factor of five with the components $\mathrm{R}_{\mathrm{OS}}$ and $\mathrm{C}_{\mathrm{OS}}$ according to the formula: $f_{w D}=1 / t_{w D}$ where
$\mathrm{t}_{\mathrm{WD}}=2 \times \mathrm{R}_{\mathrm{OS}} \times \mathrm{C}_{\mathrm{OS}} \times\left(1+\frac{0.632 \times \mathrm{VI}}{\mathrm{I}_{\mathrm{SC}} \times \mathrm{R}_{\mathrm{OS}}-0.684 \times \mathrm{VI}}\right)$

The first term describes charging the external RC, and the second term describes discharging.
With $\mathrm{R}_{\mathrm{OS}}=100 \mathrm{k} \Omega$ and $\mathrm{C}_{\mathrm{OS}}=1 \mathrm{nF}$ the period of RCOS will result to typically $\mathrm{t}_{\text {osc }}=100 \times(1+0.012) \mu \mathrm{s}$.
$f_{W D}$ is half of the frequency measured externally at the RCOS pin.
An oscillator failure generated by the oscillator watchdog occurs if the period of RCOS is smaller than $\mathrm{t}_{\mathrm{OsC}}$ or greater than $200 \times \mathrm{t}_{\mathrm{OSC}}, \mathrm{f}_{\mathrm{OSC}}=1 / \mathrm{t}_{\mathrm{Osc}}$.
For oscillator failure, see Table 7-9 on page 25 .

### 7.16 12V Switch

Via an SPI command, the voltage at pin V12 can be switched to pin V12S (see Table 7-9 on page 25). The 12 V switch has a current limitation.

### 7.17 Comparator

The ATA6814 has two comparators. They compare inputs Cxl in reference to the bandgap voltage. There are no internal pull-ups or pull-downs. The output is a V5-based push-pull stage. A hysteresis can be implemented by external resistors. Additionally, the output of comparator number 1 can be read out via SPI.

### 7.18 TCFET Driver

The ATA6814 features a circuit to drive an external N-channel FET. The control voltage is generated by a charge pump with bootstrap circuit for faster power-up behavior. Activation is done by an SPI command (see Table 7-9 on page 25).

### 7.19 UVM Voltage Monitoring

An undervoltage warning is indicated at output UVW if V12 falls below $3 \times$ UVR. This referencevoltage level can be adjusted by an external resistor divider. The undervoltage warning can be tested with an SPI command.

## 8. Ordering Information

| Extended Type Number | Package | Remarks |
| :--- | :---: | :--- |
| ATA6814-PLSW | QFN48 | Tube, lead-free |
| ATA6814-PLQW | QFN48 | Taped and reeled, lead-free |

## 9. Package Information

Package: QFN 48-7x7
Exposed pad $4.5 \times 4.5$
(acc. JEDEC OUTLINE No. MO-220)
Dimensions in mm

Not indicated tolerances $\pm 0.05$


Drawing-No: 6.543-5089.01-4
Issue: 2; 24.01.03

## Atmel Corporation

2325 Orchard Parkway
San Jose, CA 95131, USA
Tel: 1(408) 441-0311
Fax: 1(408) 487-2600

## Regional Headquarters

Europe<br>Atmel Sarl<br>Route des Arsenaux 41<br>Case Postale 80<br>$\mathrm{CH}-1705$ Fribourg<br>Switzerland<br>Tel: (41) 26-426-5555<br>Fax: (41) 26-426-5500

Asia
Room 1219
Chinachem Golden Plaza
77 Mody Road Tsimshatsui
East Kowloon
Hong Kong
Tel: (852) 2721-9778
Fax: (852) 2722-1369
Japan
9F, Tonetsu Shinkawa Bldg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
Tel: (81) 3-3523-3551
Fax: (81) 3-3523-7581

## Atmel Operations

Memory<br>2325 Orchard Parkway<br>San Jose, CA 95131, USA<br>Tel: 1(408) 441-0311<br>Fax: 1(408) 436-4314

## Microcontrollers

2325 Orchard Parkway
San Jose, CA 95131, USA
Tel: 1(408) 441-0311
Fax: 1(408) 436-4314
La Chantrerie
BP 70602
44306 Nantes Cedex 3, France
Tel: (33) 2-40-18-18-18
Fax: (33) 2-40-18-19-60
ASIC/ASSP/Smart Cards
Zone Industrielle
13106 Rousset Cedex, France
Tel: (33) 4-42-53-60-00
Fax: (33) 4-42-53-60-01
1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906, USA
Tel: 1(719) 576-3300
Fax: 1(719) 540-1759
Scottish Enterprise Technology Park
Maxwell Building
East Kilbride G75 0QR, Scotland
Tel: (44) 1355-803-000
Fax: (44) 1355-242-743

## RF/Automotive

Theresienstrasse 2
Postfach 3535
74025 Heilbronn, Germany
Tel: (49) 71-31-67-0
Fax: (49) 71-31-67-2340
1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906, USA
Tel: 1(719) 576-3300
Fax: 1(719) 540-1759
Biometrics/Imaging/Hi-Rel MPU/
High Speed Converters/RF Datacom Avenue de Rochepleine
BP 123
38521 Saint-Egreve Cedex, France
Tel: (33) 4-76-58-30-00
Fax: (33) 4-76-58-34-80

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.
© Atmel Corporation 2005. All rights reserved. Atmel ${ }^{\circledR}$, logo and combinations thereof, Everywhere You Are ${ }^{\circledR}$ and others, are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.


[^0]:    Note: 1. Reduced operation mode means either

    - $\mathrm{R}_{\text {DSON }}$ of drivers could be higher than specified or
    - Voltage at pin TCFET could be beyond specified limits

